Abstract
INTRODUCTION
Recently, the demand for FPAA's is increasing because it facilitates rapid prototyping and saves design time, design efforts, testing time and cost. It provides a platform for new innovation in analog domain, as complex circuits can be implemented on FPAA in short time by the end user. Substantial work on FPAA based on current mode has been reported in many important publications [1] [2] [3] [4] [5] . This work can be considered significant on the basis of various design matrices like high frequency [3, 4] , low power and low voltage [5] etc. Among different current mode circuits it is clear that current conveyor (CC) plays an important role in analog designing such as signal processing , instrumentation [6] [7] [8] , and is a versatile building block for the present day scenario of low voltage low power VLSI [6, 9, 10] . A CC offers both low impedance input and high impedance input nodes simultaneously along with a voltage virtual short among the various input nodes like a conventional OPAMP [9, 10] . It exhibits improved slew rate [11, 12] , very high gain bandwidth product [13] [14] , larger dynamic range, greater linearity, small chip area, low power consumption [10, 15] and Current controlled current conveyor (CCC) is another version, which exhibits a considerable resistance at the low impedance or current input (node X). It is reported that a CCC is more flexible [16] basically analog but extendible to digital applications [17] [18] [19] . Applications like passive comparator, regenerative comparator [19] ,D flip flop [17] , XOR/XNOR [18] , CMOS clock generator etc. can be seen in literature. A practical CC is deviation from ideal behavior, known as non-idealities [16, 20] . Some of these non-idealities play important roles, e.g. the parasitic resistance at the low impedance node (R X ) leads to define a CCC. Likewise, other non-idealities also sometimes exhibit similar favorable effects [20] . Current negation and current duplication is very easy to obtain in case of a CCC, leading to DOCCC, MOCCC etc. 2 nd generation is generally preferred, therefore CCCII, DOCCCII etc. are readily seen in literature. Here in this paper we design two configurable analog blocks (CAB) using the translinear DOCCCII, realized in 16nm bulk CMOS Technology using the PTM [21] CMOS model parameters. 
CIRCUIT DISCRIPTION OF DOCCCII
CCCII has parasitic resistance RX at the current input node and is tunable by the biasing current IB [15, 20] . A DOCCCII can provide an output current signal and it's quadrature signal simultaneously. The equivalent circuit symbol and the principle equation of DOCCCII are given in 
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The CMOS implementation of a class AB DOCCCII is presented in Figure 2 . The circuit consists of a translinear loop consisting transistors M1 -M4. Two MOS current mirrors ( M5 -M6 and M7 -M8) are used to bias the translinear loop with bias current I B, the input cell presents a high input impedance at input port Y and a low input impedance at input port X. This cell acts as voltage follower. The current at node X is copied to output nodes Z+ and Z-. Currents Id18 and Id14 are cross-coupled through transistors M14, M15, M18 and M19 to generate negative current at Znode. Details are shown in circuit below.
Fig 2-Implementation of translinear DOCCCII

DOCCCII BASED CAB
A CAB is a block which can realize an application configurable in user domain. In the present work a pair of CAB's is proposed which can accommodate a larger application spectrum, particularly, the quadratic or biquadratic applications, including various analog filters and sinusoidal oscillators.
The CAB-1 contains a DOCCII, a capacitor at node Z+, and NMOS switch S1.
The CAB-2 contains a DOCCCII, a conjoin of capacitor and resistor at node Y, a capacitor at node Z-and X and switches S2 -S8. These CAB's are presented in Figure 3 and 4. In order to include the required capacitors and resistor respective NMOS switches associated with them are closed to configure the CAB's for a given application. A number of these CAB's can be used to construct FPAA and connected together through the switching matrix to realize variety of different applications.
Fig 3-CAB 1
Fig 4-CAB 2
The switch is no more ideal, but is a jargon of large number of non-idealities like offset voltages and currents and various parasitic resistances, inductance and a large number of capacitances. Some of them are important in consideration with FPAA scheme as their effects are dominant. Therefore consideration is that their effects do not alter the circuit performance altogether. Here in this work we try to swamp the switch dominance over the application. For this purpose, an estimate is made for the total effect of various capacitances connected to a node and is assumed as a lumped model of the total capacitance at the node (e.g. C GTOTAL ), also suggested by HSPICE. Besides this, channel resistance is also considered in our model. This model is affected by adjusting the external capacitance values and the switch aspect.
SIMULATION RESULTS
The performance of the DOCCCII and the CAB's based on it are verified by performing H-spice simulations. The utilized aspect ratios of the DOCCCII are given in TABLE  II and the simulation results are summarized in TABLE I . AC analysis and bandwidth plot in Figure 5 . The working of the proposed models is demonstrated by running an application with the original circuit on as it is basis and then the same application is realized by using the CAB's which are shown in Figure 3 and 4.
_______________________________________________________________________________________
The applications realized include second-order low-pass, band-pass and notch pass filters from the already published work. The results show the waveforms are given in Figure  7 (a), 7(b) and 9 and the results are summarized in TABLE III. In Figure 6 (a) a filter structure given in [22] is realized using the designed CAB-2 respective switches are closed namely (S2,S3,S5,S6,S7). In figure 8 (a) a current mode filter structure given [12] is realized using both the CAB's and the required components are included by closing switches (S3,S6,S8). In simulation results shown in Figure  7 (a), 7(b) and 9 the first waveform shows response of filters realized without CAB and the second waveform shows response of filters realized using CAB. The two CAB's will be connected by interconnect matrix on the FPAA not shown here. 
CONCLUSIONS
A new design for configurable analog block based on DOCCCII for high frequency applications is proposed. Using these CAB together with programmable interconnect FPAA can be constructed which will efficiently realise a number of 2 nd order filter topologies, oscillators and amplifiers.
